logo

Crowdly

Browser

Add to Chrome

Systèmes élec. & informatiques (MESISI120424)

Looking for Systèmes élec. & informatiques (MESISI120424) test answers and solutions? Browse our comprehensive collection of verified answers for Systèmes élec. & informatiques (MESISI120424) at learning.devinci.fr.

Get instant access to accurate answers and detailed explanations for your course questions. Our community-driven platform helps students succeed!

74HC393, quelle(es) affirmation (s) est vraie (s)?

The master resets are active-HIGH asynchronous inputs to each 4-bit counter identified by the "1" and "2" in the pin description.

A HIGH level on the nMR input overrides the clock and sets the outputs LOW.

0%
0%
0%
0%
0%
View this question

La tension moyenne d'un signal PWM ayant un rapport cyclique de 20% et une amplitude Vcc=10V est:

0%
0%
0%
0%
0%
0%
View this question

74HC74, quelle affirmation est fausse ?

0%
0%
0%
0%
View this question

Un circuit logique à 4 entrées et 9 sorties peut être :

20%
95%
2%
27%
1%
View this question

La tension moyenne d'un signal PWM ayant un rapport cyclique de 20% et une amplitude Vcc=10V est:

0%
0%
0%
0%
0%
0%
View this question

Comment peut-on utiliser le composant 74HC393 pour compter jusqu'à 255?

0%
0%
0%
0%
0%
0%
View this question

on peut générer un signal PWM sur la broche:

0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
View this question

on peut générer un signal PWM sur la broche:

0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
0%
View this question

Un débit binaire de 20 Kbit/s sur un motif répétitif de la forme "0" , "1", correspond à une fréquence:

1%
99%
0%
0%
12%
View this question

74HC393, quelle (es)  affirmation (s) est fausse (s) ?

The 74HC/HCT393 are 4-bit binary ripple counters with separate clocks (1CP and 2 CP) and master reset (1MR and 2MR) inputs to each counter. The operation of each half of the "393" is the same as the "93" except no external

clock connections are required.

The counters are triggered by a HIGH-to-LOW transition of the clock inputs. The counter outputs are internally connected to provide clock inputs to succeeding stages.

0%
0%
0%
0%
View this question

Want instant access to all verified answers on learning.devinci.fr?

Get Unlimited Answers To Exam Questions - Install Crowdly Extension Now!

Browser

Add to Chrome