Don't know/no answer

An arrangement where the data and instruction caches are separated.

A cache where the assignment of data items (blocks) to cache lines is determined by the last n-bits of the data item’s address.

A cache where the last n-bits of a block’s address denotes which grouping of cache lines are used.

A cache where each data item can be assigned to any block as needed.

An arrangement where data and instructions appear in the same cache.