✅ The verified answer to this question is available below. Our community-reviewed solutions help you understand the material better.
What is the total latency of the circuit, assuming that it is operating at maximum CLK frequency?
Delays of the logic circuits are presented below.
Assume 0ns delay for D Triggers in the circuit.
dT_1 = 7ns
dT_2 = 3ns