It selects which interrupt has highest priority among the different interrupt service requests

It acts as a master gate that must be enabled for any interrupt to occur

It automatically enables all interrupts on reset

It replaces individual enable bits