At the Instruction execute stage of a pipeline, one of the following activities can occur EXCEPT?

Question

Answer

Data cache first: Virtual address is presented to the data cache and TLB

Answer

If the instruction is a register-to-register operation, the ALU performs the arithmetic or logical operation

Answer

Cache tag checks are performed for loads and stores

Answer

If the instruction is a load or store, the data virtual address is calculated

Crowdly