There are multiple Program Counter (or Instruction Pointer) registers.

The number of virtual CPUs is equal to the number of the pipeline stages

At a given point in time, the CPU may process parts of multiple instructions

The CPU is visible in the system as multiple CPUs

Program instructions are divided into smaller steps