Crowdly
Add to Chrome
CS301: Computer Architecture
Looking for CS301: Computer Architecture test answers and solutions? Browse our comprehensive collection of verified answers for CS301: Computer Architecture at learn.saylor.org.
Get instant access to accurate answers and detailed explanations for your course questions. Our community-driven platform helps students succeed!
Which of the following is a key reason for the switch to parallel processing?
0%
0%
100%
0%
View this question
If we can speed up the parallel portion of a program by a factor of 3, and the parallel portion is approximately 50% of the total program, then how much more quickly will the program run?
100%
0%
0%
0%
View this question
Which of the following do Shared Memory Multiprocessors (SMP) offer the programmer?
0%
0%
100%
0%
View this question
Why is synchronization needed in parallel programs?
0%
0%
0%
100%
View this question
According to Amdahl's law, which of the following statements is true?
0%
0%
0%
100%
View this question
In a memory-mapped I/O scheme, which of the following occurs?
0%
0%
0%
100%
View this question
Which of the following statements about interrupt-driven I/O and polling is true?
100%
0%
0%
0%
View this question
Which parallel programming API is most suitable for programming a Shared Memory Multiprocessor?
100%
0%
0%
0%
View this question
You have a 32-bit synchronous bus with f = 200Mhz, 5ns clock cycle (CK), sending data/address takes 1 CK each, 2 CKs between bus operation, a memory access time of 200ns, bus transfer and reading next data overlap, and a block size of 32 words. What is the bandwidth for 256 4-byte words to be transferred over the bus?
100%
0%
0%
0%
View this question
You want to calculate the performance (bandwidth) of the following busses. You have a synchronous bus with the following specifications: 60Mhz frequency, 16.7ns clock cycle (CK), sending address/data takes 1 CK each, and a 100ns memory access time. You also have an asynchronous with the following specifications: each handshake takes 30ns, with the same 100ns memory access time. Assume 4 bytes of data to be transferred across the bus. Which bus has better bandwidth?
0%
100%
0%
0%
View this question