Looking for Course 31452 test answers and solutions? Browse our comprehensive collection of verified answers for Course 31452 at lms.aub.edu.lb.
Get instant access to accurate answers and detailed explanations for your course questions. Our community-driven platform helps students succeed!
A processor with 27-bit memory addresses has a 64 KiB 8-way set associative write-through cache with a block size of 32 bytes.
How many sets does the cache have?
A processor with 25-bit memory addresses has a 128 KiB direct-mapped write-back cache with a block size of 64 bytes.
How many blocks does the cache have?
A processor with 27-bit memory addresses has a 64 KiB 8-way set associative write-through cache with a block size of 32 bytes.
How many bits is the tag?
A processor with 25-bit memory addresses has a 128 KiB direct-mapped write-back cache with a block size of 64 bytes.
What is the efficiency of the cache? Report your answer as a real number (not a percentage) rounded to 2 decimal places.
A processor with 25-bit memory addresses has a 128 KiB direct-mapped write-back cache with a block size of 64 bytes.
What is the total number of bits needed to construct the cache?
A processor with 25-bit memory addresses has a 128 KiB direct-mapped write-back cache with a block size of 64 bytes.
How many bits is the tag?
Write the following C function in MIPS assembly language:
int foo(int x, int* a) {
int i; // Place i in $s0
if(x == 13) {
i = x | 10;
} else {
i = x - 2;
do {
i = a[i];
} while(i < 5);
a[4] = x & i;
}
return i/32;
}
Write the following C function in MIPS assembly language:
int foo(int N, int* a) {
int i; // Place i in $s0
int x = N; // Place x in $s1
for(i = 256; i != 0; i /= 4) {
x = bar(i & x, a[i]) - 13;
if(N > x) {
a[i] = x;
}
}
return x;
}