logo

Crowdly

Browser

Add to Chrome

Systems and Architecture (COMP1030 UNMC) (AUM1 25-26)

Looking for Systems and Architecture (COMP1030 UNMC) (AUM1 25-26) test answers and solutions? Browse our comprehensive collection of verified answers for Systems and Architecture (COMP1030 UNMC) (AUM1 25-26) at moodle.nottingham.ac.uk.

Get instant access to accurate answers and detailed explanations for your course questions. Our community-driven platform helps students succeed!

In a Token Ring (IEEE 802.5) network, what specific action does the intended recipient station perform on the data frame as it passes around the ring? 9

0%
0%
0%
0%
View this question

Why does delay distortion NOT occur in wireless (unguided) transmission?

0%
0%
0%
0%
View this question

Based on the register and memory contents specified, find the value of the operand for the “Relative Addressing Mode”

100%
0%
0%
0%
View this question

Consider the two 4-bit registers r1 contains 10001 and r2 contain 11111. What is the value of r2 after executing the following instructions?           

1.       SHR R1,R2

2.       SHL R1,R2

3.       CIL R2

30%
0%
0%
70%
View this question

The effective address is a address of ______________ .

0%
0%
0%
0%
View this question

Write down the shortest path between switch S3 and switch S1. 

0%
100%
0%
0%
View this question
In Wireless LAN, to transmit a message from one computer to another uses________
0%
0%
0%
0%
View this question

The designer of a communications facility must deal with four factors: the data rate that is used for digital information, the amount of noise and other impairments, the level of error rate that is acceptable and the ________ of the signal.

 

0%
0%
0%
0%
View this question

The memory map below gives the contents of each of the locations of a simple memory.  Each of these locations uses 4-bit addresses and contains a 4-bit binary value.  Write the value accessed from memory and loaded into R0 after executing the following instruction.  Assume that r1 initially contains 0001 and r2 contains 001 1  

 LOAD  R0, [R1, R2]

 Address                  Memory contents

 

0%
0%
0%
100%
0%
View this question

The _______ signal indicate whether data is to be read into or written out of the CPU, whether the CPU is accessing memory or an I/O device, and whether the I/O device or memory is ready to transfer data.

0%
0%
0%
0%
View this question

Want instant access to all verified answers on moodle.nottingham.ac.uk?

Get Unlimited Answers To Exam Questions - Install Crowdly Extension Now!

Browser

Add to Chrome