If the following logic is built exactly as described, which test vector sensitizes a stuck-at-0 fault at e and propagates it to the output g.

wire a, b, c, d, e, f, g;

assign e = a & b;

assign f = c ^ e;

assign g = d | f;