ECE 564 (001) Fall 2025 ASIC and FPGA Design with Verilog Course Materials & Test Answers | moodle-courses2527.wolfware.ncsu.edu

Consider the following non-blocking assignments. Which choice gives the same logic?

always@(posedge clock)
  begin
    A <= in;
    B <= A;
    C <= in;
  end

None of these

❌

always@(posedge clock)
  begin
     C=in;  
     A=in;
     B=A;
  end

❌

always@(posedge clock)
  begin
    A=in;
    C=in;
    B=C;
  end

❌

always@(posedge clock)
  begin
    C=in;
    B=A;     
    A=in;
  end

✅

All of these

❌

View this question

Crowdly