If the following logic is built exactly as described, derive a test vector sensitizes a stuck-at-1 fault at c and propagates it to the output h.

wire a, b, c, d, e, f, g, h;

assign f = a ? b : c;

assign g = d | f;

assign h = e & g;