Choose the correct verilog code to describe the following diagram

Question

Answer

always @(*) begin 
 if (clear) a <= 0; 
 else begin for (i=0; i<=2; i=i+1) begin 
                         a[i+1] <= a[i]; 
                         a[3] <= ~a[0]; end 
  end 
 end

Answer

always @ (posedge clock or posedge clear) begin 
 if (clear) a <= 0; 
 else begin 
 a <= a << 1; 
 a[0] <= ~a[3]; 
 end 
             end

Answer

none of the above

Answer

always @(posedge clock or posedge clear) begin 
 if (clear) a <= 0; 
 else a = ~a << 1; end

Crowdly

Choose the correct verilog code to describe the following diagram

Want instant access to all verified answers on moodle-courses2527.wolfware.ncsu.edu?