Cycle stealing complicates the timing calculations in synthesis.

None of the above.

They can not be specified using non-blocking assignment

The likelihood of hold violations increases.

Latches require multiple clocks for correct operation.